

# Document made available under the Patent Cooperation Treaty (PCT)

International application number: PCT/GB04/005014

International filing date: 29 November 2004 (29.11.2004)

Document type: Certified copy of priority document

Document details: Country/Office: GB  
Number: 0329516.9  
Filing date: 19 December 2003 (19.12.2003)

Date of receipt at the International Bureau: 17 February 2005 (17.02.2005)

Remark: Priority document submitted or transmitted to the International Bureau in compliance with Rule 17.1(a) or (b)



World Intellectual Property Organization (WIPO) - Geneva, Switzerland  
Organisation Mondiale de la Propriété Intellectuelle (OMPI) - Genève, Suisse

PCT/GB2004/005014



INVESTOR IN PEOPLE

The Patent Office  
Concept House  
Cardiff Road  
Newport  
South Wales  
NP10 8QQ


I, the undersigned, being an officer duly authorised in accordance with Section 74(1) and (4) of the Deregulation & Contracting Out Act 1994, to sign and issue certificates on behalf of the Comptroller-General, hereby certify that annexed hereto is a true copy of the documents as originally filed in connection with the patent application identified therein.

I also certify that the attached copy of the request for grant of a Patent (Form 1/77) bears a correction, effected by this office, following a request by the applicant and agreed to by the Comptroller-General.

In accordance with the Patents (Companies Re-registration) Rules 1982, if a company named in this certificate and any accompanying documents has re-registered under the Companies Act 1980 with the same name as that with which it was registered immediately before re-registration save for the substitution as, or inclusion as, the last part of the name of the words "public limited company" or their equivalents in Welsh, references to the name of the company in this certificate and any accompanying documents shall be treated as references to the name with which it is so re-registered.

In accordance with the rules, the words "public limited company" may be replaced by p.l.c., plc, P.L.C. or PLC.

Re-registration under the Companies Act does not constitute a new legal entity but merely subjects the company to certain additional company law rules.



Signed

*Hebehen*

Dated

20 January 2005



# Request for grant of a patent

(See the notes on the back of this form. You can also get an explanatory leaflet from the Patent Office to help you fill in this form)



The Patent Office

Cardiff Road  
Newport  
South Wales  
NP9 1RH

1. Your reference	NJE/DSH/P22299GB		
2. Patent application number (The Patent Office will fill in this part)	19 DEC 2003		
3. Full name, address and postcode of the or of each applicant (underline all surnames)	University of Kent The Registry University of Kent Canterbury Kent, TN2 7NZ United Kingdom		
Patents ADP number (if you know it)	< 72 7N2 564 7837006		
If the applicant is a corporate body, give the country/state of its incorporation	United Kingdom		
4. Title of the invention	INTEGRATED CIRCUIT WITH DEBUG SUPPORT INTERFACE		
5. Name of your agent (if you have one)	ELKINGTON AND FIFE		
"Address for service" in the United Kingdom to which all correspondence should be sent (including the postcode)	ELKINGTON AND FIFE PROSPECT HOUSE 8 PEMBROKE ROAD SEVENOAKS KENT, TN13 1XR		
Patents ADP number (if you know it)	67004		
6. If you are declaring priority from one or more earlier patent applications, give the country and the date of filing of the or of each of these earlier applications and (if you know it) the or each application number	Country	Priority application number (if you know it)	Date of filing (day / month / year)
7. If this application is divided or otherwise derived from an earlier UK application, give the number and the filing date of the earlier application	Number of earlier application	Date of filing (day / month / year)	
8. Is a statement of inventorship and of right to grant of a patent required in support of this request? (Answer 'Yes' if: a) any applicant named in part 3 is not an inventor, or b) there is an inventor who is not named as an applicant, or c) any named applicant is a corporate body. See note (d))	Yes		

9. Enter the number of sheets for any of the following items you are filing with this form. Do not count copies of the same document

Continuation sheets of this form 0

Description 13

Claim(s) 3

Abstract 1

Drawing(s) 5 + 5

10. If you are also filing any of the following, state how many against each item.

Priority documents 0

Translations of priority documents 0

Statement of inventorship and right to grant of a patent (Patents Form 7/77) 0

Request for preliminary examination and search (Patents Form 9/77) 0

Request for substantive examination (Patents Form 10/77) 0

Any other documents (please specify) 0

11. I/We request the grant of a patent on the basis of this application.

Signature

*MS 2*

Date 19 December 2003

12. Name and daytime telephone number of person to contact in the United Kingdom

Mr Nick Ertl – 01732 458881

### Warning

After an application for a patent has been filed, the Comptroller of the Patent Office will consider whether publication or communication of the invention should be prohibited or restricted under Section 22 of the Patents Act 1977. You will be informed if it is necessary to prohibit or restrict your invention in this way. Furthermore, if you live in the United Kingdom, Section 23 of the Patents Act 1977 stops you from applying for a patent abroad without first getting written permission from the Patent Office unless an application has been filed at least 6 weeks beforehand in the United Kingdom for a patent for the same invention and either no direction prohibiting publication or communication has been given, or any such direction has been revoked.

### Notes

- If you need help to fill in this form or you have any questions, please contact the Patent Office on 0645 500505.
- Write your answers in capital letters using black ink or you may type them.
- If there is not enough space for all the relevant details on any part of this form, please continue on a separate sheet of paper and write "see continuation sheet" in the relevant part(s). Any continuation sheet should be attached to this form.
- If you have answered 'Yes' Patents Form 7/77 will need to be filed.
- Once you have filled in the form you must remember to sign and date it.
- For details of the fee and ways to pay please contact the Patent Office.

## INTEGRATED CIRCUIT WITH DEBUG SUPPORT INTERFACE

### Field of the invention

This invention relates to an integrated circuit assembly with a debug support interface.

5

### Background of the invention

A debug support interface is an interface for communicating data for development purposes from an integrated circuit containing configurable circuits to an external development tool. The debug support interface is intended primarily for development, testing and related purposes, and is not typically intended for use in the final product. However, resources used by the debug support development interface may be shared with components of the system and actively used within the system as marketed. An example of resource sharing is device connections for input and or output of data which are useable as general purpose digital connections or as trace port pins.

15

The configurable circuits which are monitored by the debug interface are typically digital circuits, but may contain analogue circuits or parts. The debug interface assists in development of software, hardware or both software and hardware.

20

The need for debug functionality increases as the level of integration increases. With complete systems integrated into a single chip, the interfaces between components which used to be available to logic analysers are now on-chip and cannot be accessed directly using these analysis tools.

25

A debug interface is not simply a set of connections for transferring development data in and or out of a system, but it also contains circuits integrated with the system onto a chip to monitor the internal state of the system and make this state data available for use by an external development tool. These debug support circuits enable the system states to be monitored from within the chip package. For example, microprocessors are typically provided with debug support circuits, which are used to help debug software being developed and also identify hardware problems or limitations within the system. The debug support interface

30

allows the on-chip debug support circuits to be configured by an external tool. System resources can also be read or written to.

5 The debug support interface including the debug circuits is configurable to enable selective tracing of the system's internal nodes. Tracing is where data is sent to either an on-chip buffer memory or directly to an external tool memory to allow a development tool to reconstruct operational history for the selected nodes. An example node that can be traced is the program counter of one or many microprocessors, microcontrollers, digital signal processors or similar which form part of the system. Other example nodes include read and or write accesses to data  
10 variables by the processor or other active module such as a direct memory access controller. The debug support circuits may capture these accesses at the master, the slave or at the interconnect. Tracing of digital values for circuits having high clock frequencies requires a high bandwidth.

15 Conventionally, a debug support interface comprises a trace port, to which this state data is provided, and the data is then stored externally. Both clock frequencies and the number of data sources are rapidly growing with increased integration, requiring more bandwidth than can be provided by traditional general purpose output connections. For example, a normal pin on a semiconductor package is limited in bandwidth to about 100MHz. One solution to this  
20 bandwidth problem is to increase the number of external connections, thus increasing the interface bandwidth.

There is, however, a requirement for development parts to have the same package footprint as the mass produced production part. Adding more package pins therefore has the significant  
25 disadvantage that it uses more integrated circuit package pins on both the development and production parts and is prohibitively expensive in most cases.

There is therefore a need for a debug support interface which allows high speed data transfer but which also enables a chip to be used for development purposes to be substantially the same  
30 as a chip for manufacture, and with the packaging complexity of the chip being appropriate for

the interface requirements of the mass production chip, and not increased by providing the debug interface.

### Summary of the invention

5 According to a first aspect of the invention, there is provided an integrated circuit assembly for use in a system, comprising:

a first arrangement of connection terminals for connecting the integrated circuit to other components of the system;

debug circuitry;

10 a debug interface comprising a second arrangement of connection terminals;

a signal conversion arrangement coupled to the second arrangement of connection terminals for converting electrical signals provided to the second arrangement of terminals into a format for transmission to external monitoring circuitry; and

15 a communications link for communicating the data provided to the second arrangement of terminals to the external monitoring circuitry.

In this arrangement, a dedicated set of connection terminals are used for providing debug information, and the data provided to these terminals is converted, preferably into a format which supports higher speed data transfer.

20

For example, the signal conversion arrangement can comprise electro-optical conversion means, and the communications link comprises an optical communications link. Thus, a high speed optical data link is provided for the debug information. The electro-optical conversion means may comprise an array of lasers, for example vertical cavity surface emitting lasers.

25

Alternatively, the signal conversion arrangement may comprise analogue electrical circuitry for implementing digital communication over the communications link.

30

The first arrangement of connection terminals can be provided as a ring of terminals around the periphery of an upper surface of the assembly, and the second arrangement of connection terminals can then be provided on the upper surface of the assembly within the ring.



Connection to the inner second arrangement of terminals can be made by a flip chip bonding technique. The second arrangement of terminals are preferably formed from a top metal layer of the assembly.

- 5 The invention enables a single chip design to be used both for a mass produced version of the chip and for one or more debug versions of the chip. The invention thus provides a set of integrated circuits, comprising at least one first integrated circuit assembly of the invention having debug capability, and a plurality of second integrated circuit assemblies having the same design as the at least one first assembly in respect of the first arrangement of connection  
10 terminals and the debug interface, and wherein the plurality of second assemblies are not provided with the communications link of the at least one first assembly.

The mass production chips can have the debug circuitry, but the connection of the debug information to external monitoring arrangements is not made. Although the mass production  
15 chips have the debug circuitry, this does not require an increased number of standard connection pins of the assembly, so that the cost of providing the debug capability is kept to a minimum.

The invention also provides a method of performing a debug operation, using an integrated  
20 circuit assembly comprising a first arrangement of connection terminals, debug circuitry, and a debug interface comprising a second arrangement of connection terminals, the method comprising:

coupling a signal conversion arrangement to the second arrangement of connection terminals;

25 using the signal conversion arrangement to convert electrical signals provided to the second arrangement of terminals into a transmission format;

transmitting the signals in the transmission format to external monitoring circuitry; and performing a debug operation using the external monitoring circuitry.

30 In this method, the signal conversion arrangement preferably comprises electro-optical conversion means.

The high speed debug support interface of the invention includes conversion circuits to take advantage of existing high speed connection technology, which can offer bandwidth over one magnitude greater per bit than conventional connections. Increased bandwidth permits the debugging and development of complex systems on-chip and systems in-package with one or many processor cores and active peripherals. Additionally the high speed debug support interface allows advanced development activities including memory substitution and rapid prototyping.

Memory substitution is a development technique where memory access requests from part of the system are redirected to the high speed debug support interface which then makes the access request to external memory devices provided as part of the development tool or to an alternative memory location on-chip or in-package. Memory substitution supports the calibration development activity without dedicated on-chip or in-package memories. One extension of memory substitution is memory shadowing, in which data write accesses to a region in memory are made in parallel to the high speed debug support interface. This then stores written data using internal or external memory independently to create a copy of the region in memory which can be viewed using the development tool when memory shadowing has been disabled.

On-chip debug support circuits may require a driving clock that differs from the system clocks; and this can optionally be provided via the high speed debug support interface and external port to avoid using on-chip resources. The high speed debug support interface has on-chip debug support circuits providing the facility to access on-chip resources such as memory and registers. When used as part of a mass produced system in a packaged device containing multiple integrated circuits, the debug support circuits contained in one or many integrated circuits can access resources such as memory and registers in the other circuits forming part of the system in package device.

According to a second aspect of the invention, there is provided an integrated circuit assembly for use in a system, comprising:

a first integrated circuit, comprising:

a first arrangement of connection terminals for connecting the integrated circuit to other components of the system, debug circuitry and a debug interface comprising a second arrangement of connection terminals; and

5 a second integrated circuit memory device, comprising a third arrangement of connection terminals connected to the first or second arrangement of connection terminals of the first integrated circuit,

wherein the debug interface provides access to internal operation information of the first and second integrated circuits.

10

Specific embodiments of the invention will now be described by way of example with reference to the accompanying drawings in which:-

15

Figure 1 illustrates the high speed debug support interface with optical sender and receiver based connections bonded onto the chip.

Figure 2 illustrates the high speed debug support interface with integrated optical sender and receiver based connections.

20

Figure 3 illustrates the high speed debug support interface with translation mask.

Figure 4 illustrates the high speed debug support interface with electrical driver cells bonded onto the chip.

25

Figure 5 illustrates the inside of a device package containing the high speed debug support interface.

#### Detailed description

30

The invention provides an integrated circuit assembly in which a first arrangement of connection terminals is for connecting the integrated circuit to other components of the system. Debug circuitry is associated with a debug interface comprising a second arrangement

of connection terminals. A signal conversion arrangement converts electrical signals provided to the second arrangement of terminals into a higher speed format for transmission to external monitoring circuitry, and this higher speed data is provided over a communications link.

5 Referring to the drawings, the high speed debug support interface comprises debug support circuits 100 integrated onto into a system integrated circuit 101 which is a semiconductor chip containing circuits providing the system functionality. The circuit is formed within a package 102.

10 The high speed debug support interface connects to a bonding pad arrangement 117 shown in Figure 5 and formed using the regular integration process on the top metal layer of the integrated circuit. This bonding pad arrangement 117 is used to enable the bonding of high speed sender and/or receiver cells to the package, thus forming a hybrid circuit.

15 As shown in Figure 5, a first arrangement of connection terminals 105 for connecting the integrated circuit to other components of the system is provided around the periphery of the top surface of the package. These connect via wirebonding links 105 to pads 115 on an underlying circuit board. The second arrangement of connection terminals 117 of the debug interface are formed within the ring defined by the peripheral terminals 116.

20

In the preferred embodiment, the bonding pad arrangement 117 and the high speed debug support interface and debug support circuits 100 are present in all integrated circuits manufactured as part of a product family including high volume mass produced parts as well as lower volume parts used for development purposes.

25

The development components take full advantage of the high speed debug support interface by bonding or integrating additional components or circuits to the standard mass produced version. Thus, the production device has the same behaviour as the development part. When a component is manufactured in very high volumes, it may be practical to omit some of the

30 chip parts such as the bonding pads 117 on some mask sets.

A first embodiment is shown in Figure 1 and Figure 5. Optical sender cells 103 and optical receiver cells 110 are bonded onto the system integrated circuit 101 using a solder bump 104 bonding technique such as flip-chip bonding.

5 Thus, electro-optic conversion is provided at the debug support interface. This electro-optic conversion is provided only for the development components. In the mass production components, the arrangement of contact pads may be covered by a passivation layer.

10 The electro-optic conversion enables a higher bandwidth transmission link 107 to the external monitoring circuitry 108. For example, a number of electrical signals at the debug interface terminals 104 can be multiplexed together and provided over a shared optical fiber.

15 The optical sender cells 103 may be vertical cavity surface emitting lasers, and they may be arranged in an array format. The array of lasers may be formed with the optical fiber connections as a sub-assembly, and this sub-assembly can then be flip chip bonded to the debug support interface.

20 Thus, a set of chips provided to a product developer will comprise a number of mass production chips, in which the arrangement of bonding pads is covered over. A number of development components will have the bonding pad arrangement exposed, and the chip developer will carry out the flip chip bonding to create the development version.

25 The monitoring arrangement 108 will of course be provided with opto-electric conversion capability in order to process the optical signals received.

The debug support interface ensures that the production device has the same behaviour as the development device. The development part has the same design as the production part, but with only the addition of passive components for transmission (lasers) and reception (diodes).

30 A second embodiment shown in Figure 2 has optical sender cells 103 and optical receiver cells 110 integrated into the system integrated circuit 101 to form a monolithic circuit, so that

connection to the optical sender cells 103 and receiver cells 110 is made using an integration process.

5 In this case, the difference between the mass production components and the development components is that the transmission link 107 is not connected for the mass production components.

10 A third embodiment shown in Figure 3 has a translation mask 112 placed between the optical components 103,110 and the system integrated circuit 101. The translation mask or mask set provides a bonding pad arrangement having an inter pad spacing suitable for the attachment of optical sender cells 103 and optical receiver cells 110 on one side, and a bonding pad arrangement on the other side for the translation mask 112 to be bonded to the system integrated circuit 101. The translation mask 112 contains electrical connections 111 to link the bonding pad means on each side of the translation mask 112.

15 A fourth embodiment shown in Figure 4 comprises electronic sender cells 113 and electronic receiver cells 118 connected using a suitable bonding means such as wire bonding 105. The electrical cells contain analogue circuits to implement digital communication with a greater bandwidth or data rate than a conventional port pin. These analogue circuits may be low swing voltage differential driver cells which are not conventionally integrated into predominantly digital, complementary metal oxide circuits.

20 The electrical cells connect to the external tool via connection structures 114 located above the system integrated circuit, and which provide a connection located on the surface of the device package 102.

25 In an alternative embodiment the electronic sender cells 113 and electronic receiver cells 118 can be integrated onto the system integrated circuit 101. Bonding pads similar to the peripheral bonding pads 116 shown in Figure 5 can then connect the high speed debug support interface to connection structures 114 above the system integrated circuit 101 providing a connection on the surface of the device package 102.

With reference to Figure 5, the chip area adjacent to the perimeter of an integrated circuit is reserved for input and output bonding pads 116 to allow wire bonding 105 or similar to the device package bonding pads 115. This means that any bonding pads for the high speed optical connections must be located not at the chip perimeter.

One of many possible bonding schemes is the commercially used flip-chip bonding technique which uses solder bump technology 104 to join metal surfaces such as the top metal layers of two semiconductor devices or circuits.

As mentioned above, one suitable optical sender cell 103 is a vertical cavity surface emitting laser. This is a semiconductor diode laser that emits light from and normal to its substrate. An alternative optical sender means is self-electro-optic effect devices, which have the disadvantage of requiring an external bias light source. One suitable optical receiver cell 110 is a photo conductive diode. The optical signals to and or from the interface are transferred by guided waveform optics or by free-space optics or a hybrid combination of these two techniques as shown in Figure 1.

In Figures 1 to 3, free space optics 106 are used to transfer the optical signals into and or out of the package 102 via an optically transparent window 109, external to the device package 102. These optical signals are transferred using guided waveform devices such as optical fibre cables or similar. An alternative is to use free-space optics externally to the device package 102; this requires additional optical components such as a light directing means depending on the chosen implementation method.

The use of optical signals to and/or from the device package is preferred over electronic signals as they are immune to electromagnetic interference. For all embodiments it is desirable for the connection means on the surface of the device package 102 to be detachable using a plug and socket, or clip or similar re-usable detachment means.

The high speed debug support interface with debug support circuits 100 communicates with the development tool 108 to provide a supportive infrastructure for advanced development techniques, including but not limited to tracing processor program counters, tracing data accesses and values, accesses to on-chip and or in-package memory and registers resources, external memory substitution for calibration or rapid prototyping or similar development activity. The high speed debug support interface contains a circuit to convert several low speed signals operating with a maximum of about 75MHz to 100MHz into fewer high speed signals operating in the approximate region of 800MHz to 4GHz or greater as technology advances. One example circuit is a time division multiplexing circuit that samples a fraction of the total bits of a low speed signal in one interface clock cycle and transmits them. In the next cycle, another fraction of bits will be transmitted, this will repeat until all the bits for the signal have been sent. As the high speed interface has a port and clock speed over one magnitude greater than the low speed signals the entire low speed signal can be transmitted in sequential parts within the duration of one clock cycle for the low speed circuits. This process can be reversed to form a means to convert one or several high speed signals into a greater number of low speed signals, thus de-multiplexing a time division multiplexed signal. Both these conversions may additionally include an encoding and decoding means for purposes such as error correcting, data compression or other coding purpose.

An alternative embodiment is to have more basic conversion circuits at the interface which arrange the internal signals into a format suitable for transmission from or distribution to the integrated circuit 101, adding error correction codes if required. These formatted signals are then directly connected to parallel sender cells 103 and parallel receiver cells 110 located on the surface of the integrated circuit 101. This approach is feasible as digital integrated circuits have an internal system clock speed of about 400MHz or more, permitting direct connection with the high speed interface external connections. In this embodiment the number of fast connections is similar to the number of internal signals but despite reduced bandwidth per bit, increased bandwidth is still achieved by having many parallel connections. The signal conversion at the debug interface is then all electrical. This embodiment has the advantage that no external clock is required as the system clock is sufficient provided that the connection has many parallel bits.



The high speed interface circuits can be disabled, to leave a circuit with the same functionality as a conventional interface. This can be used for low cost development, as some applications are not real time and the developers do not then need fast tracing and can stop their systems or  
5 clock them slower. The interface can detect nearly full trace buffers and control the debug support circuits to gate / stop the clocks. In this way, the high speed debug support interface and debug support circuits of the invention can be controlled using conventional metal based port connections. This can also be used access debug support resources in a mass produced part not intended solely for development purposes. The mass produced part then has no  
10 optical or electrical connection with the surface of the system integrated circuit 101 other than through the conventional device and package connections formed via the bonding pads 116 at the perimeter of the system integrated circuit 101.

Thus, the high speed interface can be configured as a conventional interface, i.e. the high  
15 speed part can be disabled.

When the high speed debug support interface is not connected to high speed optical or electronic connections from the surface of the device package 102, it can be configured to use conventional connections to provide reduced development support functionality as part of a  
20 reduced functionality mode. In both said reduced functionality mode and other modes the high speed debug support interface is able to access resources located within the package including separate integrated circuits placed within the device package 102 for use with the system and not explicitly for development purposes such as additional system memory accessible via the system interconnect. The high debug support interface and debug support circuits 100 may use  
25 the system interconnect to send debug support specific information as part of their internal operation or to interact with another interface or system component or resource.

Depending on the interconnect used by the system the high speed debug support interface will require circuits that can use on-chip and in-package packet switched networks and busses such  
30 as a network on-chip system interconnect.

There is a growing interest in placing DRAM or similar chips within the package of a microcontroller or system chip as part of the production device for use as extra system memory. However this is too expensive to be a realistic consideration for average systems. However, in low volume applications such as avionics and military, the cost is tolerable and  
5 there is thus interest in this system-in-package type device. The in-package arrangement of the memory device presents difficulties in monitoring the functioning of the memory device.

The debug support circuits can thus be used to access not only the system memory but also any additional extra memory device within the package. One advantage of providing in-  
10 package additional integrated circuits is that the in-chip/in-package connections are much faster than conventional package pins as they operate over a short distance and require less powerful drivers with lower capacitances.

In the examples described above, the debug support circuits are formed as part of the  
15 integrated circuit. Instead, they may be on separate substrates and be bonded to the main integrated circuit and thereby still forming part of the package. The debug interface can communicate with the debug support circuits either using dedicated on-chip interconnects, or by using the system interconnect. The system interconnect can be a conventional bus of hierarchy of busses, or a network on-chip or other in-package network. The high speed debug  
20 interface can include additional circuits to use a packet switched network for the efficient movement of debug support data.

Various modifications will be apparent to those skilled in the art.

## CLAIMS

1. An integrated circuit assembly for use in a system, comprising:  
a first arrangement of connection terminals for connecting the integrated circuit to  
5 other components of the system;  
debug circuitry;  
a debug interface comprising a second arrangement of connection terminals;  
a signal conversion arrangement coupled to the second arrangement of connection  
terminals for converting electrical signals provided to the second arrangement of terminals  
10 into a format for transmission to external monitoring circuitry; and  
a communications link for communicating the data provided to the second arrangement  
of terminals to the external monitoring circuitry.
2. An assembly as claimed in claim 1, wherein the signal conversion arrangement  
15 comprises electro-optical conversion means, and the communications link comprises an  
optical communications link.
3. An assembly as claimed in claim 2, wherein the electro-optical conversion means  
comprises an array of lasers.
- 20 4. An assembly as claimed in claim 3, wherein the lasers comprise vertical cavity surface  
emitting lasers.
5. An assembly as claimed in claim 1, wherein the signal conversion arrangement  
25 comprises analogue electrical circuitry for implementing digital communication over the  
communications link
6. An assembly as claimed in any preceding claim, wherein the first arrangement of  
30 connection terminals are provided as a ring of terminals around the periphery of an upper  
surface of the assembly, and the second arrangement of connection terminals are provided on  
the upper surface of the assembly within the ring.

7. An assembly as claimed in claim 6, wherein the second arrangement of terminals are formed from a top metal layer of the assembly.

5 8. An assembly as claimed in any preceding claim, further comprising a second integrated circuit memory device, comprising a third arrangement of connection terminals connected to the first or second arrangement of connection terminals of the first integrated circuit, wherein the debug interface provides access to internal operation information of the first and second integrated circuits.

10 9. A set of integrated circuits, comprising  
at least one first integrated circuit assembly having debug capability and as claimed in any preceding claim; and

15 a plurality of second integrated circuit assemblies having the same design as the at least one first assembly in respect of the first arrangement of connection terminals and the debug interface, and wherein the plurality of second assemblies are not provided with the communications link of the at least one first assembly.

20 10. A set as claimed in claim 9, wherein the plurality of second integrated circuit assemblies have the same design as the at least one first assembly in respect of the debug circuitry, and wherein the plurality of second assemblies are also not provided with the signal conversion arrangement of the at least one first assembly.

25 11. A method of performing a debug operation, using an integrated circuit assembly comprising a first arrangement of connection terminals, debug circuitry, and a debug interface comprising a second arrangement of connection terminals, the method comprising:

coupling a signal conversion arrangement to the second arrangement of connection terminals;

30 using the signal conversion arrangement to convert electrical signals provided to the second arrangement of terminals into a transmission format;

transmitting the signals in the transmission format to external monitoring circuitry; and

performing a debug operation using the external monitoring circuitry.

12. A method as claimed in claim 11, wherein the signal conversion arrangement comprises electro-optical conversion means.

5

13. A method as claimed in claim 12, wherein the electro-optical conversion means comprises an array of lasers.

14. A method as claimed in claim 13, wherein the lasers comprise vertical cavity surface emitting lasers.

10

15. An integrated circuit assembly for use in a system, comprising:

a first integrated circuit, comprising:

a first arrangement of connection terminals for connecting the integrated circuit

15 to other components of the system;

debug circuitry;

a debug interface comprising a second arrangement of connection terminals;

and

a second integrated circuit memory device, comprising:

20

a third arrangement of connection terminals connected to the first or second arrangement of connection terminals of the first integrated circuit,

wherein the debug interface provides access to internal operation information of the first and second integrated circuits.

25

16. An assembly as claimed in claim 15, wherein the first integrated circuit further comprises a signal conversion arrangement coupled to the second arrangement of connection terminals for converting electrical signals provided to the second arrangement of terminals into a format for transmission to external monitoring circuitry, and a communications link for communicating the data provided to the second arrangement of terminals to the external

30

monitoring circuitry.


## ABSTRACT

### HIGH SPEED DEBUG SUPPORT INTERFACE

- 5 A high speed debug support interface has circuits to interface on-chip debug support circuits to a high bandwidth communications port means located on the surface of a system integrated circuit 101 and to on-chip debug support circuits 100. The communication port means can be realised by bonding or integrating special sender and or receiver cells preferably optical sender cells 103 and or optical receiver cells 110 onto the surface of the system integrated circuit 101.
- 10 The high speed debug support interface communicates with on-chip or in-assembly debug support circuits and an external development tool 108 to permit hardware and software related debugging and development activities, including program tracing, data tracing and memory substitution. The high speed debug support interface has circuits to interface on-chip debug support circuits to system resources such as memory located within the device assembly 102
- 15 and connected by the system interconnect.

(Figure 1)



**Figure 1**







**Figure 2**



Figure 3






Figure 4






Figure 5

